

IN THE CLAIMS:

Claim 1 (Once Amended):

1 1. For use in a data processing system having an instruction processor to execute
2 instructions included in the instruction set of the instruction processor, the instruction
3 processor having an instruction pipeline capable of initiating simultaneous execution on a
4 variable number of the instructions in a predetermined period of time, a system for
5 programmably controlling the variable number of the instructions beginning execution within
6 the instruction pipeline during the predetermined period of time, comprising:
7 a first storage device to receive and to store a programmable count value indicative of
8 a predetermined number of instructions; and
9 a logic sequencer coupled to said first storage device to receive said programmable
10 count value, and in response thereto, to generate a pipeline control signal provided to the
11 instruction pipeline to cause the instruction pipeline to receive, and to initiate concurrent
12 execution on, [a] the predetermined number of the instructions in the predetermined period of
13 time [as determined by said programmable count value].

Claim 11: (Once Amended):

1 11. For use in an instruction pipeline of an instruction processor, the instruction processor
2 to execute instructions that are part of the instruction set of the instruction processor, the
3 instruction pipeline being adapted to initiate the execution of a variable number of
4 instructions, up to a predetermined maximum number of instructions, within a predetermined
5 period of time when the instruction pipeline is operating in a default mode, and whereby up to
6 said predetermined maximum number of instructions may be executing simultaneously within
7 the instruction pipeline, the instruction pipeline including a pipeline controller to generate a
8 pipeline control signal for temporarily preventing ones of the instructions from entering the
9 instruction pipeline, a method of utilizing the pipeline [depth] controller to control the number
10 of instructions for which execution is initiated by the instruction pipeline within the
11 predetermined period of time, comprising the steps:
12 providing a count to the pipeline [depth] controller; and
13 utilizing the pipeline [depth] controller to selectively assert the pipeline control signal
14 to cause the instruction pipeline to initiate the execution of the number of instructions
15 specified by said count within a period of time equal to the predetermined period of time.

Claim 12 (Once Amended):

- 1 12. The method of Claim 11, wherein the pipeline [depth] controller includes a
2 programmable enable circuit to selectively enable the generation of the pipeline control
3 signal, and further including the step of:
4 programming the programmable enable circuit to enable the pipeline [depth] controller
5 to repeatedly selectively assert the pipeline control signal such that the instruction pipeline
6 initiates the execution of the number of instructions specified by said count during successive
7 periods of time that are each equal to the predetermined period of time.

Claim 13 (Once Amended):

- 1 13. The method of Claim 11, wherein the instruction processor includes a first memory
2 device coupled to the pipeline [depth] controller, and further including the steps of:
3 storing within the first memory device respective first count signals for each of first
4 predetermined ones of the instructions; and
5 providing said respective first count signals to the pipeline controller as said count
6 when a respective one of said first predetermined ones of the instructions enters the
7 instruction pipeline.

Claim 14 (Once Amended):

- 1 14. The method of Claim 13, wherein the pipeline [depth] controller may be
2 programmably enabled, and further including the step of:
3 enabling the pipeline controller to be responsive to said respective first count signals.

Claim 15 (Once Amended):

1 15. The method of Claim 13, wherein the instruction processor includes a second
2 memory device coupled to the pipeline [depth] controller, and further including the steps of:
3 storing within the first memory device respective first compare signals for each of said
4 first predetermined ones of the instructions;
5 storing within the second memory device respective second compare signals for each
6 of second predetermined ones of the instructions; and
7 comparing said respective first compare signals for an instruction N+1 that is one of
8 said first predetermined ones of the instructions and that is executing within the instruction
9 pipeline to said respective second compare signals for an instruction N that is one of said
10 second predetermined ones of the instructions, and that entered the instruction pipeline for
11 execution before said instruction N+1 entered the instruction pipeline, said comparing step
12 performed to determine whether a predetermined relationship exists between said respective
13 first compare signals for said instruction N+1 and said respective second compare signals for
14 said instruction N;
15 and wherein said step of providing said respective first count signals to the pipeline
16 controller is performed only if said predetermined relationship exists.

1

Claim 18 (Once Amended):

1 18. The method of Claim 15, wherein the second memory device further stores respective
2 second count signals for each of said second predetermined ones of the instructions, and
3 wherein said step of providing said first respective count signals to the pipeline [depth]
4 controller includes the step of selecting whether said respective second count signals will be
5 substituted for use as said count instead of said first respective count signals.

1